



ML688T Dual J-K Flip-Flop

Legacy Device: Motorola MC688T



VCC = Pin 16 Gnd = Pin 8 The negative–edge–clocked dual J-K flip-flop operates on the master–slave principle. His device provides both SET and RESET inputs on both flip-flops in the package. Each flip-flop may be set or reset by applying a low level to that particular input when the clock is low.

The J and K inputs are inhibited when the clock is low and enabled when the clock is high. The logical state of the J and K inputs MUST NOT be allowed to change when the clock is in the high state.



	_	-	_	-		-	_	-	_		_	_	-		-	-	-	-
<u></u>					Grid		œ <u></u>	8-		1,4,8 1,5,8	1,4,8,6 1,5,7,8	8	8,1		80	4 ,8 5,8	1,2,3,5	1,2,3,4,5,8,11
		_	_	_		a		1		1.1	4.1	1	1.1	11	1	1.1	П	I
			VCEX	16.0		VCEX	1.1.1.1	1		6,16 7,16	L1	T	1.1	11	1	1.1	L I	.1
	es)		VCC	15.0		vcc	1111	1	Ú.	2,3,5	2,3,5 2,3,4	1	11	11	1	I I	E I	ı
	TEST CURRENT/VOLTAGE VALUES (All Temperatures)		VCCH	16.0	Ē	VCCH		1 1	L L J	11	11	1	11	11	16	1,16	16 16	16
	ES (AII T	-	VCCL	14.0	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:	VCCL	ā	16			ð 16	16			1	L I	л I	1
*	E VALUI	Volts	R ^N	16.0	CURRENT/VOLTAGE API TO PINS LISTED BELOW:	AR V	ны	1		11	11	-	N M	4 0	1	1 1	3.1	I
	VOLTAG		٧F	1.5	URRENT	٧F	L L L L	i 1		<u>,</u> 1.1	11	ı	11	11	-	0 N	4 10	1
	RENT		HIV	8.50	TEST C	HIN	2,3,4 2,3,5 3,4,5 3,4,5	2,3,5	3,4,5	11	(T	1	L I	11	1	1.1	11	1
	EST CU		_	6.50		VIL V	1.5	4,1	300	1.1	11	1	()	11	'	• •	11	1
	-	Am	-	-0.03		HOI	1111	9	~ 0 r	<u>11</u>	11	'	11	1 1	1	1.1	11	1
			Į	12.0	_	101	9 ~ 9 ~	2.2		1.1	1.1	ĩ	11	11	1	11	ņ	1
						Unit	Adc Vdc	Vdc	-	µAdc µAdc	mAdc	µAdc			mAdc			mAdc
- 10 - 10					+75°C	Max		1		<u>8</u> 8	- 15 15	2.0			-1.20	-1.20	-2.4	1
	5					Min	1111	12.5		0	9°.2 9°.2	1	1 1	Ľ,	3		11	1
					+25°C +25°C	Max	1.5	11	11	<u>5</u> 5	- 15	2.0			-1.20	- 1-20	-2.4	ß
4 0 7 2 3 4 7 1 2 2 7 3 4	=				¥	Min	1111	12.5	_	11	6.5 6.5	r	11	11	1		11	1
S of the second s					-30°C	Max	<u>s</u>	11	51	11	5 F	τ	11	1.1	-1.20	- 1.20	-2.4	1
RISTIC shown flip-flop						Min		12.5		1.1	9.2 9.2	1	11	1.1	1	11	11	1
ACTEI sts are other 1					Pin	Test	9191	9	9 ~	9 ~	9 ~		n n	40	-	n n	4 10	16
CHAR, the noted, the p. The emannel						Symbol	NOL	HON		Icex	Isc	Ħ			۳		21F	lccL
ELECTRICAL CHARACTERISTICS Unless otherwise noted, tests are shown for only one flip-flop. The other flip-flop is tested in the same manner.						Characteristic	Output Voltage			Leakage Current	Short Circuit Current	Reverse Current			Forward Current			Power Drain Current

16

V 01 |

. Đ

۱

mAdc

ī


I

ස

9

(Both Flip-Flops) ICCH Pins not listed are left open.

Issue 0



		-30°C	25	^o C	+75°C	Units	
Characteristic	Symbol	Тур	Min	Тур	Тур		
Propagation Delay							
Delay from S to Q	tpd-	65		80	100	ns	
Delay from R to Q	tpd-	65	-	80	100	ns	
Delay from S to Q	tpd+	250	-	300	400	ns	
Delay from R to Q	tpd+	250	-	300	400	ns	
Delay from C to Q or Q	tpd+	300	-	350	450	ns	
Delay from C to Q or Q	tpd-	. 85	-	100	130	ns	
J or K Input	tsetup	55	-	60	70	ns	
J or K Input	thold	26	-	24	0	ns	
fToggle	fTog	-	1.0	2.5	-	MHz	

SWITCHING CHARACTERISTICS

OPERATING NOTES

- 1. If any of the input of ML688 is not used, it should be returned through a $2k\Omega$ resistor to VCC. This is particularly true of the SET and RESET inputs, as these are most susceptible to noise. A single resistor may be used for up to 300 unused inputs.
- 2. The truth table shown for ML688 is completely valid only when the J & K inputs remain unchanged throughout the entire period when the clock input is high. This is a masterslave device, with the master receiving its instructions while the clock input is high. A study of the logic diagram will reveal that the J & K inputs are such that the flip-flop should reverse states at the negative clock transition, it will reverse state on the negative clock transition regardless of any subsequent change of J or K.

The master-slave principle as used in this device leads to the aforementioned restriction which may not be desir able in some instances. However, it can be shown that an MHTL system is inherently more susceptible to negativegoing nose than positive-going due to the difference in impedance levels. The design of the ML688 is such that negative-going noise appearing on the J or K inputs must last throughout the entire duration of the clock pulse to have any effect. The net result can well be a system with greater than expected noise immunity if care is used in other areas of the system.

- 3. The SET and RESET inputs control the output states when activated while the clock is low. A logic zero on these inputs has no immediate effect on the outputs if the clock input is high, but it can change the state of the master section. As an example, consider SET & RESET high, all other inputs and Q output low. If a clock pulse is received under these conditions, the output will not change. However, if SET is momentarily activated with a logic zero while clock is high, the flip-flop will reverse states on the trailing edge of the clock. This provides a means of syn chronous data entry into the devices without using J & K inputs. This feature is quite useful in certain types of shift registers and counters made with the ML688.
- 4. As with other saturated logic devices, input rise and fall times should be minimized for best operation. The most critical input in this respect is CLOCK, which should have a transition time of less than 0.5 μ sec in either direction (measured from 6.5 to 8.5 volts). Failure to observe this restriction may result in triggering on positive clock transition or multiple triggering on negative clock transition.

Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.